[ath5k] Save proper cacheline size when fixing PCI configuration